compact hardware platform, designed for experimentation, signal intelligence, and rapid prototyping in defense, research, and education.
Architecture based on USRP1 with integrated Basic RX and Basic TX daughterboards
Altera Cyclone FPGA
EZ-USB™ FX2LP Periferal Controller Interface
The
Logo
ae
and Brand
Name
aegisel
are private property and may not be used without permission.
All
PCB designs, graphics, and content on aegisel.com are protected by
copyright.
©
2015